

SPANSION™ Flash Memory

Data Sheet



September 2003

This document specifies SPANSION™ memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a SPANSION™ product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION™ memory solutions.



FLASH MEMORY

CMOS

8 M (1 M × 8/512 K × 16) BIT

MBM29LV800TE_{60/70/90}/MBM29LV800BE_{60/70/90}

DESCRIPTION


The MBM29LV800TE/BE are a 8 M-bit, 3.0 V-only Flash memory organized as 1 M bytes of 8 bits each or 512 Kwords of 16 bits each. The MBM29LV800TE/BE are offered in a 48-pin TSOP (1) , 48-pin CSOP and 48-ball FBGA package. These devices are designed to be programmed in a system with the standard system 3.0 V V_{CC} supply. 12.0 V V_{PP} and 5.0 V V_{CC} are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

(Continued)

PRODUCT LINE UP

Part No.		MBM29LV800TE/BE		
Ordering Part No.	$V_{CC} = 3.3 V_{-0.3V}^{+0.3V}$	60	—	—
	$V_{CC} = 3.0 V_{-0.3V}^{+0.6V}$	—	70	90
Max Address Access Time (ns)		60	70	90
Max \overline{CE} Access Time (ns)		60	70	90
Max \overline{OE} Access Time (ns)		30	30	35

PACKAGES



(Continued)

The standard MBM29LV800TE/BE offer access times 60 ns, 70 ns and 90 ns, allowing operation of high-speed microprocessors without wait state. To eliminate bus contention, the devices have separate chip enable (\overline{CE}), write enable (\overline{WE}), and output enable (\overline{OE}) controls.

The MBM29LV800TE/BE are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV800TE/BE are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV800TE/BE are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ₇, by the Toggle Bit feature on DQ₆, or the RY/ \overline{BY} output pin. Once the end of a program or erase cycle has been completed, the devices internally resets to the read mode.

The MBM29LV800TE/BE also have hardware \overline{RESET} pins. When this pin is driven low, execution of any Embedded Program Algorithm or Embedded Erase Algorithm is terminated. The internal state machine is then reset to the read mode. The \overline{RESET} pin may be tied to the system reset circuitry. Therefore, if a system reset occurs during the Embedded Program Algorithm or Embedded Erase Algorithm, the device is automatically reset to the read mode and will have erroneous data stored in the address locations being programmed or erased. These locations need re-writing after the Reset. Resetting the device enables the system's microprocessor to read the boot-up firmware from the Flash memory.


Fujitsu's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV800TE/BE memory electrically erase all bits within a sector simultaneously via Fowler-Nordheim tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

■ FEATURES

- **0.23 μ m Process Technology**
- **Single 3.0 V Read, Program, and Erase**
Minimized system level power requirements
- **Compatible with JEDEC-standard Commands**
Use the same software commands as E²PROMs
- **Compatible with JEDEC-standard World-wide Pinouts**
48-pin TSOP (1) (Package suffix : TN Normal Bend Type)
48-pin CSOP (Package suffix : PCV)
48-ball FBGA (Package suffix : PBT)
- **Minimum 100,000 Program/Erase Cycles**
- **High Performance**
70 ns maximum access time
- **Sector Erase Architecture**
One 8 Kwords, two 4 Kwords, one 16 Kwords, and fifteen 32 Kwords sectors in word mode
One 16 Kbytes, two 8 Kbytes, one 32 Kbytes, and fifteen 64 Kbytes sectors in byte mode
Any combination of sectors can be concurrently erased, and also supports full chip erase.
- **Boot Code Sector Architecture**
T = Top sector
B = Bottom sector
- **Embedded Erase^{TM*} Algorithm**
Automatically pre-programs and erases the chip or any sector.
- **Embedded Program^{TM*} Algorithm**
Automatically writes and verifies data at specified address.
- **Data Polling and Toggle Bit Feature for Detection of Program or Erase Cycle Completion**
- **Ready/Busy Output (RY/ \overline BY)**
Hardware method for detection of program or erase cycle completion
- **Automatic Sleep Mode**
When addresses remain stable, MBM29LV800TE/BE automatically switch themselves to low power mode.
- **Low V_{CC} Write Inhibit \leq 2.5 V**
- **Erase Suspend/Resume**
Suspends the erase operation to allow a read data and/or program in another sector within the same device.
- **Sector Protection**
Hardware method disables any combination of sectors from program or erase operations.
- **Sector Protection Set Function by Extended Sector Protection Command**
- **Fast Programming Function by Extended Command**
- **Temporary Sector Unprotection**
Temporary sector unprotection via the \overline RESET pin


* : Embedde EraseTM and Embedded ProgramTM are trademarks of Advanced Micro Devices, Inc.

■ PIN ASSIGNMENTS



(Continued)

CSOP (TOP VIEW)




(LCC-48P-M03)

(Continued)

(Continued)

FPGA
(TOP VIEW)
Marking side



(BGA-48P-M20)


A1	A ₃	A2	A ₇	A3	RY/ $\overline{\text{BY}}$	A4	$\overline{\text{WE}}$	A5	A ₉	A6	A ₁₃
B1	A ₄	B2	A ₁₇	B3	N.C.	B4	$\overline{\text{RESET}}$	B5	A ₈	B6	A ₁₂
C1	A ₂	C2	A ₆	C3	A ₁₈	C4	N.C.	C5	A ₁₀	C6	A ₁₄
D1	A ₁	D2	A ₅	D3	N.C.	D4	N.C.	D5	A ₁₁	D6	A ₁₅
E1	A ₀	E2	DQ ₀	E3	DQ ₂	E4	DQ ₅	E5	DQ ₇	E6	A ₁₆
F1	$\overline{\text{CE}}$	F2	DQ ₈	F3	DQ ₁₀	F4	DQ ₁₂	F5	DQ ₁₄	F6	$\overline{\text{BYTE}}$
G1	$\overline{\text{OE}}$	G2	DQ ₉	G3	DQ ₁₁	G4	V _{CC}	G5	DQ ₁₃	G6	DQ ₁₅ /A ₋₁
H1	V _{SS}	H2	DQ ₁	H3	DQ ₃	H4	DQ ₄	H5	DQ ₆	H6	V _{SS}

■ PIN DESCRIPTION


Pin name	Function
A ₁₈ to A ₀ , A ₋₁	Address Inputs
DQ ₁₅ to DQ ₀	Data Inputs/Outputs
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Write Enable
RY/ $\overline{\text{BY}}$	Ready/Busy Output
$\overline{\text{RESET}}$	Hardware Reset Pin/Temporary Sector Unprotection
$\overline{\text{BYTE}}$	Selects 8-bit or 16-bit mode
N.C.	No Internal Connection
V _{SS}	Device Ground
V _{CC}	Device Power Supply

MBM29LV800TE/BE_{60/70/90}

■ BLOCK DIAGRAM




■ LOGIC SYMBOL



■ DEVICE BUS OPERATION

MBM29LV800TE/BE User Bus Operations ($\overline{\text{BYTE}} = V_{IH}$)

Operation	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	A ₀	A ₁	A ₆	A ₉	DQ ₁₅ to DQ ₀	$\overline{\text{RESET}}$
Auto-Select Manufacturer Code *1	L	L	H	L	L	L	V _{ID}	Code	H
Auto-Select Device Code *1	L	L	H	H	L	L	V _{ID}	Code	H
Read *3	L	L	H	A ₀	A ₁	A ₆	A ₉	D _{OUT}	H
Standby	H	X	X	X	X	X	X	High-Z	H
Output Disable	L	H	H	X	X	X	X	High-Z	H
Write (Program/Erase)	L	H	L	A ₀	A ₁	A ₆	A ₉	D _{IN}	H
Enable Sector Protection *2, *4	L	V _{ID}		L	H	L	V _{ID}	X	H
Verify Sector Protection *2, *4	L	L	H	L	H	L	V _{ID}	Code	H
Temporary Sector Unprotection*5	X	X	X	X	X	X	X	X	V _{ID}
Reset (Hardware) /Standby	X	X	X	X	X	X	X	High-Z	L

Legend : L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH},  = Pulse input. See “■ DC CHARACTERISTICS” for voltage levels.

*1: Manufacturer and device codes may also be accessed via a command register write sequence.

See “Sector Address Tables (MBM29LV800BE)” in “■ FLEXIBLE SECTOR-ERASE ARCHITECTURE”.

*2: Refer to Sector Protection.


*3: $\overline{\text{WE}}$ can be V_{IL} if $\overline{\text{OE}}$ is V_{IL}, $\overline{\text{OE}}$ at V_{IH} initiates the write operations.


*4: V_{CC} = 3.0 V to 3.6 V (MBM29LV800TE/BE 60)
 = 2.7 V to 3.6 V (MBM29LV800TE/BE 70/90)

*5: Also used for the extended sector protection.

MBM29LV800TE/BE_{60/70/90}

MBM29LV800TE/BE User Bus Operations ($\overline{\text{BYTE}} = V_{IL}$)

Operation	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	DQ ₁₅ / A ₋₁	A ₀	A ₁	A ₆	A ₉	DQ ₇ to DQ ₀	$\overline{\text{RESET}}$
Auto-Select Manufacturer Code *1	L	L	H	L	L	L	L	V _{ID}	Code	H
Auto-Select Device Code *1	L	L	H	L	H	L	L	V _{ID}	Code	H
Read *3	L	L	H	A ₋₁	A ₀	A ₁	A ₆	A ₉	D _{OUT}	H
Standby	H	X	X	X	X	X	X	X	High-Z	H
Output Disable	L	H	H	X	X	X	X	X	High-Z	H
Write (Program/Erase)	L	H	L	A ₋₁	A ₀	A ₁	A ₆	A ₉	D _{IN}	H
Enable Sector Protection *2, *4	L	V _{ID}		L	L	H	L	V _{ID}	X	H
Verify Sector Protection *2, *4	L	L	H	L	L	H	L	V _{ID}	Code	H
Temporary Sector Unprotection *5	X	X	X	X	X	X	X	X	X	V _{ID}
Reset (Hardware) /Standby	X	X	X	X	X	X	X	X	High-Z	L

Legend : L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH},  = Pulse input. See “■ DC CHARACTERISTICS” for voltage levels.

*1: Manufacturer and device codes may also be accessed via a command register write sequence.

See “Sector Address Tables (MBM29LV800BE)” in “■ FLEXIBLE SECTOR-ERASE ARCHITECTURE”.

*2: Refer to Sector Protection.

*3: $\overline{\text{WE}}$ can be V_{IL} if $\overline{\text{OE}}$ is V_{IL}, $\overline{\text{OE}}$ at V_{IH} initiates the write operations.

*4: V_{CC} = 3.0 V to 3.6 V (MBM29LV800TE/BE 60)
= 2.7 V to 3.6 V (MBM29LV800TE/BE 70/90)

*5: Also used for the extended sector protection.

MBM29LV800TE/BE Command Definitions

Command Sequence		Bus Write Cycles Req'd	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
			Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset* ¹	Word	1	XXXh	F0h	—	—	—	—	—	—	—	—	—	—
	Byte													
Read/Reset* ¹	Word	3	555h	AAh	2AAh	55h	555h	F0h	RA* ⁵	RD* ⁵	—	—	—	—
	Byte		AAAh		555h		AAAh							
Autoselect	Word	3	555h	AAh	2AAh	55h	555h	90h	IA* ⁵	ID* ⁵	—	—	—	—
	Byte		AAAh		555h		AAAh							
Program	Word	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD	—	—	—	—
	Byte		AAAh		555h		AAAh							
Chip Erase	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
	Byte		AAAh		555h		AAAh		555h		AAAh			
Sector Erase	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
	Byte		AAAh		555h		AAAh		555h		555h			
Erase Suspend		1	XXXh	B0h	—	—	—	—	—	—	—	—	—	—
Erase Resume		1	XXXh	30h	—	—	—	—	—	—	—	—	—	—
Set to Fast Mode	Word	3	555h	AAh	2AAh	55h	555h	20h	—	—	—	—	—	—
	Byte		AAAh		555h		AAAh							
Fast Program* ²	Word	2	XXXh	A0h	PA	PD	—	—	—	—	—	—	—	—
	Byte		XXXh		—		—							
Reset from Fast Mode* ²	Word	2	XXXh	90h	XXXh	* ⁴	—	—	—	—	—	—	—	—
	Byte		XXXh		F0h		—							
Extended Sector Protection* ³	Word	3	XXXh	60h	SPA	60h	SPA	40h	SPA* ⁵	SD* ⁵	—	—	—	—
	Byte		—		—		—							

*1 : Both of these reset commands are equivalent.

*2 : This command is valid during Fast Mode.

*3 : This command is valid while $\overline{\text{RESET}} = V_{\text{ID}}$ (except during HiddenROM MODE) .

*4 : The data "00h" is also acceptable.

*5 : The fourth bus cycle is only for read.

Notes : • Address bits A₁₈ to A₁₁ = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA) .

• Bus operations are defined in "MBM29LV800TE/BE User Bus Operations ($\overline{\text{BYTE}} = V_{\text{IH}}$)" and "MBM29LV800TE/BE User Bus Operations ($\overline{\text{BYTE}} = V_{\text{IL}}$)".

• RA = Address of the memory location to be read.

IA = Autoselect read address that sets A₆, A₁, A₀.

PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the $\overline{\text{WE}}$ pulse.

SA = Address of the sector to be erased. The combination of A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂ will uniquely select any sector.

MBM29LV800TE/BE_{60/70/90}

- RD = Data read from location RA during read operation.
ID = Device code/manufacture code for the address located by IA.
PD = Data to be programmed at location PA. Data is latched on the rising edge of \overline{WE} .
- SPA = Sector address to be protected. Set sector address (SA) and $(A_6, A_1, A_0) = (0, 1, 0)$.
SD = Sector protection verify data. Output 01h at protected sector address and output 00h at unprotected sector addresses.
- The system should generate the following address patterns :
Word Mode : 555h or 2AAh to addresses A_{10} to A_0
Byte Mode : AAAh or 555h to addresses A_{10} to A_{-1}
- Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
- The command combinations not described in Command Definitions are illegal.

MBM29LV800TE/BE Sector Protection Verify Autoselect Codes

Type		A_{18} to A_{12}	A_6	A_1	A_0	A_{-1}^{*1}	Code (HEX)
Manufacturer's Code		X	V _{IL}	V _{IL}	V _{IL}	V _{IL}	04h
Device Code	MBM29LV800TE	Byte	X	V _{IL}	V _{IL}	V _{IL}	DAh
		Word				X	22DAh
	MBM29LV800BE	Byte	X	V _{IL}	V _{IL}	V _{IL}	5Bh
		Word				X	225Bh
Sector Protection		Sector Addresses	V _{IL}	V _{IH}	V _{IL}	V _{IL}	01h ^{*2}

*1 : A_{-1} is for Byte mode. At Byte mode, DQ_{14} to DQ_8 are High-Z and DQ_{15} is A_{-1} , the lowest address.

*2 : Outputs 01h at protected sector addresses and outputs 00h at unprotected sector addresses.

Expanded Autoselect Code Table

Type		Code	DQ_{15}	DQ_{14}	DQ_{13}	DQ_{12}	DQ_{11}	DQ_{10}	DQ_9	DQ_8	DQ_7	DQ_6	DQ_5	DQ_4	DQ_3	DQ_2	DQ_1	DQ_0
Manufacturer's Code		04h	$A_{-1}/0$	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Device Code	MBM29LV800TE	(B)	DAh	A_{-1}	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	1	0	1	1	0	1	0
		(W)	22DAh	0	0	1	0	0	0	1	0	1	1	0	1	1	0	1
	MBM29LV800BE	(B)	5Bh	A_{-1}	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	1	0	1	1	0	1	1
		(W)	225Bh	0	0	1	0	0	0	1	0	0	1	0	1	1	0	1
Sector Protection*		01h	$A_{-1}/0$	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

* : At Byte mode, DQ_{14} to DQ_8 are High-Z and DQ_{15} is A_{-1} , the lowest address.

(B) : Byte mode

(W) : Word mode

HI-Z : High-Z

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

Sector Address Tables (MBM29LV800TE)

Sector Address	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	X	X	X	00000h to 0FFFFh	00000h to 07FFFh
SA1	0	0	0	1	X	X	X	10000h to 1FFFFh	08000h to 0FFFFh
SA2	0	0	1	0	X	X	X	20000h to 2FFFFh	10000h to 17FFFh
SA3	0	0	1	1	X	X	X	30000h to 3FFFFh	18000h to 1FFFFh
SA4	0	1	0	0	X	X	X	40000h to 4FFFFh	20000h to 27FFFh
SA5	0	1	0	1	X	X	X	50000h to 5FFFFh	28000h to 2FFFFh
SA6	0	1	1	0	X	X	X	60000h to 6FFFFh	30000h to 37FFFh
SA7	0	1	1	1	X	X	X	70000h to 7FFFFh	38000h to 3FFFFh
SA8	1	0	0	0	X	X	X	80000h to 8FFFFh	40000h to 47FFFh
SA9	1	0	0	1	X	X	X	90000h to 9FFFFh	48000h to 4FFFFh
SA10	1	0	1	0	X	X	X	A0000h to AFFFFh	50000h to 57FFFh
SA11	1	0	1	1	X	X	X	B0000h to BFFFFh	58000h to 5FFFFh
SA12	1	1	0	0	X	X	X	C0000h to CFFFFh	60000h to 67FFFh
SA13	1	1	0	1	X	X	X	D0000h to DFFFFh	68000h to 6FFFFh
SA14	1	1	1	0	X	X	X	E0000h to EFFFFh	70000h to 77FFFh
SA15	1	1	1	1	0	X	X	F0000h to F7FFFh	78000h to 7BFFFh
SA16	1	1	1	1	1	0	0	F8000h to F9FFFh	7C000h to 7CFFFh
SA17	1	1	1	1	1	0	1	FA000h to FBFFFh	7D000h to 7DFFFh
SA18	1	1	1	1	1	1	X	FC000h to FFFFFh	7E000h to 7FFFFh

MBM29LV800TE/BE_{60/70/90}

Sector Address Tables (MBM29LV800BE)

Sector Address	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	0	0	X	00000h to 03FFFFh	00000h to 01FFFFh
SA1	0	0	0	0	0	1	0	04000h to 05FFFFh	02000h to 02FFFFh
SA2	0	0	0	0	0	1	1	06000h to 07FFFFh	03000h to 03FFFFh
SA3	0	0	0	0	1	X	X	08000h to 0FFFFh	04000h to 07FFFFh
SA4	0	0	0	1	X	X	X	10000h to 1FFFFh	08000h to 0FFFFh
SA5	0	0	1	0	X	X	X	20000h to 2FFFFh	10000h to 17FFFFh
SA6	0	0	1	1	X	X	X	30000h to 3FFFFh	18000h to 1FFFFh
SA7	0	1	0	0	X	X	X	40000h to 4FFFFh	20000h to 27FFFFh
SA8	0	1	0	1	X	X	X	50000h to 5FFFFh	28000h to 2FFFFh
SA9	0	1	1	0	X	X	X	60000h to 6FFFFh	30000h to 37FFFFh
SA10	0	1	1	1	X	X	X	70000h to 7FFFFh	38000h to 3FFFFh
SA11	1	0	0	0	X	X	X	80000h to 8FFFFh	40000h to 47FFFFh
SA12	1	0	0	1	X	X	X	90000h to 9FFFFh	48000h to 4FFFFh
SA13	1	0	1	0	X	X	X	A0000h to AFFFFh	50000h to 57FFFFh
SA14	1	0	1	1	X	X	X	B0000h to BFFFFh	58000h to 5FFFFh
SA15	1	1	0	0	X	X	X	C0000h to CFFFFh	60000h to 67FFFFh
SA16	1	1	0	1	X	X	X	D0000h to DFFFFh	68000h to 6FFFFh
SA17	1	1	1	0	X	X	X	E0000h to EFFFFh	70000h to 77FFFFh
SA18	1	1	1	1	X	X	X	F0000h to FFFFFh	78000h to 7FFFFh

MBM29LV800TE/BE_{60/70/90}

- One 16 Kbytes, two 8 Kbytes, one 32 Kbytes, and fifteen 64 Kbytes
- Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.

	(x8)	(x16)
16 Kbyte	FFFFFh	7FFFFh
8 Kbyte	FBFFFh	7DFFFh
8 Kbyte	F9FFFh	7CFFFh
32 Kbyte	F7FFFh	7BFFFh
64 Kbyte	EFFFFh	77FFFh
64 Kbyte	DFFFFh	6FFFFh
64 Kbyte	CFFFFh	67FFFh
64 Kbyte	BFFFFh	5FFFFh
64 Kbyte	AFFFFh	57FFFh
64 Kbyte	9FFFFh	4FFFFh
64 Kbyte	8FFFFh	47FFFh
64 Kbyte	7FFFFh	3FFFFh
64 Kbyte	6FFFFh	37FFFh
64 Kbyte	5FFFFh	2FFFFh
64 Kbyte	4FFFFh	27FFFh
64 Kbyte	3FFFFh	1FFFFh
64 Kbyte	2FFFFh	17FFFh
64 Kbyte	1FFFFh	0FFFFh
64 Kbyte	0FFFFh	07FFFh
64 Kbyte	00000h	00000h

MBM29LV800TE Sector Architecture

	(x8)	(x16)
64 Kbyte	FFFFFh	7FFFFh
64 Kbyte	EFFFFh	77FFFh
64 Kbyte	DFFFFh	6FFFFh
64 Kbyte	CFFFFh	67FFFh
64 Kbyte	BFFFFh	5FFFFh
64 Kbyte	AFFFFh	57FFFh
64 Kbyte	9FFFFh	4FFFFh
64 Kbyte	8FFFFh	47FFFh
64 Kbyte	7FFFFh	3FFFFh
64 Kbyte	6FFFFh	37FFFh
64 Kbyte	5FFFFh	2FFFFh
64 Kbyte	4FFFFh	27FFFh
64 Kbyte	3FFFFh	1FFFFh
64 Kbyte	2FFFFh	17FFFh
64 Kbyte	1FFFFh	0FFFFh
64 Kbyte	0FFFFh	07FFFh
32 Kbyte	07FFFh	03FFFh
8 Kbyte	05FFFh	02FFFh
8 Kbyte	03FFFh	01FFFh
16 Kbyte	00000h	00000h

MBM29LV800BE Sector Architecture

■ FUNCTIONAL DESCRIPTION

Read Mode

The MBM29LV800TE/BE have two control functions which must be satisfied in order to obtain data at the outputs. \overline{CE} is the power control and should be used for a device selection. \overline{OE} is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins (Assuming the addresses have been stable for at least $t_{ACC-tOE}$ time) . When reading out data without changing addresses after power-up, it is necessary to input hardware reset or change \overline{CE} pin from “H” or “L”

Standby Mode

There are two ways to implement the standby mode on the MBM29LV800TE/BE devices, one using both the \overline{CE} and \overline{RESET} pins; the other via the \overline{RESET} pin only.

When using both pins, a CMOS standby mode is achieved with \overline{CE} and \overline{RESET} inputs both held at $V_{CC} \pm 0.3 V$. Under this condition, the current consumed is less than 5 μA . The device can be read with standard access time (t_{CE}) from either of these standby modes. During Embedded Algorithm operation, V_{CC} active current (I_{CC2}) is required even $\overline{CE} = \text{“H”}$.

When using the \overline{RESET} pin only, a CMOS standby mode is achieved with \overline{RESET} input held at $V_{SS} \pm 0.3 V$ ($\overline{CE} = \text{“H”}$ or “L”) . Under this condition the current consumed is less than 5 μA . Once the \overline{RESET} pin is taken high, the device requires t_{RH} as wake up time for outputs to be valid for read access.

In the standby mode, the outputs are in the high impedance state, independently of the \overline{OE} input.

Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV800TE/BE data. This mode can be useful in the application such as handy terminal which requires low power consumption.

To activate this mode, MBM29LV800TE/BE automatically switches themselves to low power mode when MBM29LV800TE/BE addresses remain stable during access time of 150 ns. It is not necessary to control \overline{CE} , \overline{WE} , and \overline{OE} on the mode. Under the mode, the current consumed is typically 1 μA (CMOS Level) .

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically, and MBM29LV800TE/BE read-out the data for changed addresses.

Output Disable

With the \overline{OE} input at a logic high level (V_{IH}) , the output from the devices is disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A_9 . Two identifier bytes may then be sequenced from the devices outputs by toggling address A_0 from V_{IL} to V_{IH} . All addresses are DON'T CARES except A_0 , A_1 , A_6 , and A_{-1} . (See “MBM29LV800TE/BE Sector Protection Verify Autoselect Codes” in “■ DEVICE BUS OPERATION”.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV800TE/BE are erased or programmed in a system without access to high voltage on the A_9 pin. The command sequence is illustrated in “MBM29LV800TE/BE Command Definitions” in “■ DEVICE BUS OPERATION”. (Refer to Autoselect Command section.)

Word 0 ($A_0 = V_{IL}$) represents the manufacturer's code (Fujitsu = 04h) and ($A_0 = V_{IH}$) represents the device identifier code (MBM29LV800TE = DAh and MBM29LV800BE = 5Bh for $\times 8$ mode; MBM29LV800TE = 22DAh and MBM29LV800BE = 225Bh for $\times 16$ mode). These two bytes/words are given in "MBM29LV800TE/BE Sector Protection Verify Autoselect Codes" and "Expanded Autoselect Code Table" in "■ DEVICE BUS OPERATION". All identifiers for manufactures and device will exhibit odd parity with DQ_7 defined as the parity bit. In order to read the proper device codes when executing the autoselect, A_1 must be V_{IL} . (See "MBM29LV800TE/BE Sector Protection Verify Autoselect Codes" and "Expanded Autoselect Code Table" in "■ DEVICE BUS OPERATION".)

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Protection

The MBM29LV800TE/BE feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 18). The sector protection feature is enabled using programming equipment at the user's site. The devices are shipped with all sectors unprotected. Alternatively, Fujitsu may program and protect sectors in the factory prior to shipping the device.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 and control pin \overline{OE} , (suggest $V_{ID} = 11.5 V$), $\overline{CE} = V_{IL}$, and $A_6 = V_{IL}$. The sector addresses ($A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}$, and A_{12}) should be set to the sector to be protected. "Sector Address Tables (MBM29LV800TE)" and "Sector Address Tables (MBM29LV800BE)" in "■ FLEXIBLE SECTOR-ERASE ARCHITECTURE" define the sector address for each of the nineteen (19) individual sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the \overline{WE} pulse. See "Sector Protection Timing Diagram" in "■ TIMING DIAGRAM" and "Sector Protection Algorithm" in "■ FLOW CHART" for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses ($A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}$, and A_{12}) while (A_6, A_1, A_0) = (0, 1, 0) will produce a logical "1" code at device output DQ_0 for a protected sector. Otherwise the devices will read 00h for unprotected sector. In this mode, the lower order addresses, except for A_0, A_1 , and A_6 are DON'T CARES. Address locations with $A_1 = V_{IL}$ are reserved for Autoselect manufacturer and device codes. A_{-1} requires to apply to V_{IL} on byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order addresses ($A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}$, and A_{12}) are the desired sector address will produce a logical "1" at DQ_0 for a protected sector. See "MBM29LV800TE/BE Sector Protection Verify Autoselect Codes" and "Expanded Autoselect Code Table" in "■ DEVICE BUS OPERATION" for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29LV800TE/BE devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (V_{ID}). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the V_{ID} is taken away from the RESET pin, all the previously protected sectors will be protected again. See "Temporary Sector Unprotection Timing Diagram" in "■ TIMING DIAGRAM" and "Temporary Sector Unprotection Algorithm" in "■ FLOW CHART".

Extended Sector Protection

In addition to normal sector protection, the MBM29LV800TE/BE have Extended Sector Protection as extended function. This function enables to protect sector by forcing V_{ID} on \overline{RESET} pin and write a command sequence. Unlike conventional procedure, it is not necessary to force V_{ID} and control timing for control pins. The only \overline{RESET} pin requires V_{ID} for sector protection in this mode. The extended sector protect requires V_{ID} on \overline{RESET} pin. With this condition the operation is initiated by writing the set-up command (60h) into the command register. Then the sector addresses pins ($A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}$ and A_{12}) and (A_6, A_1, A_0) = (0, 1, 0) should be set to be protected (recommend to set V_{IL} for the other addresses pins) , and write extended sector protect command (60h) . A sector is generally protected in 250 μ s. To verify programming of the protection circuitry, the sector addresses pins ($A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}$ and A_{12}) and (A_6, A_1, A_0) = (0, 1, 0) should be set and write a command (40h) . Following the command write, a logical "1" at device output DQ_0 produces for protected sector in the read operation. If the output is logical "0", repeat to write extended sector protect command (60h) again. To terminate the operation, it is necessary to set \overline{RESET} pin to V_{IH} (refer to "Extended Sector Protection Algorithm" in "■ FLOW CHART") .

\overline{RESET}

Hardware Reset

The MBM29LV800TE/BE devices may be reset by driving the \overline{RESET} pin to V_{IL} . The \overline{RESET} pin has pulse requirement and has to be kept low (V_{IL}) for at least " t_{RP} " in order to properly reset the internal state machine. Any operation in the process of being executed is terminated and the internal state machine is reset to the read mode " t_{READY} " after the \overline{RESET} pin goes low. Furthermore once the \overline{RESET} pin goes high, the devices require an additional t_{RH} before it will allow read access. When the \overline{RESET} pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If hardware reset occurs during program or erase operation, the data at that particular location is corrupted. Note that the RY/\overline{BY} output signal should be ignored during the \overline{RESET} pulse. See " \overline{RESET} , RY/\overline{BY} Timing Diagram" in "■ TIMING DIAGRAM" for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, the erasing sector (s) cannot be used.

■ COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. “MBM29LV800TE/BE Command Definitions” in “■ DEVICE BUS OPERATION” defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Furthermore both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Note that commands are always written at DQ₇ to DQ₀ and DQ₁₅ to DQ₈ bits are ignored.

Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits (DQ₅ = 1) to read/reset mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register.

Following the command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address XX01h for ×16 (XX02h for ×8) returns the device code (MBM29LV800TE = DAh and MBM29LV800BE = 5Bh for ×8 mode; MBM29LV800TE = 22DAh and MBM29LV800BE = 225Bh for ×16 mode) .

(See “MBM29LV800TE/BE Sector Protection Verify Autoselect Codes” and “Expanded Autoselect Code Table” in “■ DEVICE BUS OPERATION”.) All manufacturer and device codes will exhibit odd parity with DQ₇ defined as the parity bit. Sector state (protection or unprotection) will be informed by address XX02h for ×16 (XX04h for ×8).

Scanning the sector addresses (A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logical “1” at device output DQ₀ for a protected sector. The programming verification should be performed margin mode on the protected sector. (See “MBM29LV800TE/BE User Bus Operations (BYTE = V_{IH})” and “MBM29LV800TE/BE User Bus Operations (BYTE = V_{IL})” in “■ DEVICE BUS OPERATION”.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register. To execute the Autoselect command during the operation, writing Read/Reset command sequence must precede the Autoselect command.

Byte/Word Programming

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two “unlock” write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ₇ is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See “Hardware Sequence Flags”.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being programmed.

If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data “0” cannot be programmed back to a “1”. Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still “0”. Only erase operations can convert “0”s to “1”s.

“Embedded Program™ Algorithm” in “■ FLOW CHART” illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two “unlock” write cycles. These are followed by writing the “set-up” command. Two more “unlock” write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function) . The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last \overline{WE} pulse in the command sequence and terminates when the data on DQ₇ is “1” (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

“Embedded Erase™ Algorithm” in “■ FLOW CHART” illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two “unlock” write cycles. These are followed by writing the “set-up” command. Two more “unlock” write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{WE} , while the command (Data = 30h) is latched on the rising edge of \overline{WE} . After time-out of “t_{TOW}” from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on “MBM29LV800TE/BE Command Definitions” in “■ DEVICE BUS OPERATION”. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than “t_{TOW}” otherwise that command will not be accepted and erasure will not start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of “t_{TOW}” from the rising edge of the last \overline{WE} will initiate the execution of the Sector Erase command (s) . If another falling edge of the \overline{WE} occurs within the “t_{TOW}” time-out window the timer is reset. (Monitor DQ₃ to determine if the sector erase timer window is still open, see section DQ₃, Sector Erase Timer.) Once execution has begun resetting the devices will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 18) .

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector (s) to be erased prior to electrical erase (Preprogram function) . When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the “t_{TOW}” time out from the rising edge of the \overline{WE} pulse for the last sector erase command pulse and terminates when the data on DQ₇ is “1” (See Write Operation Status section.) at which time the devices return to the read mode. Data polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase

“Embedded Erase™ Algorithm” in “■ FLOW CHART” illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. Writing the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of “t_{SPD}” to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ $\overline{\text{BY}}$ output pin and the DQ₇ bit will be at logic “1”, and DQ₆ will stop toggling. The user must use the address of the erasing sector for reading DQ₆ and DQ₇ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector will cause DQ₂ to toggle while the device is in the erase-suspend-read mode (See the section on DQ₂).

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ₂ to toggle. The end of the erase-suspended Program operation is detected by the RY/ $\overline{\text{BY}}$ output pin, $\overline{\text{Data}}$ polling of DQ₇, or by the Toggle Bit I (DQ₆) which is the same as the regular Program operation. Note that DQ₇ must be read from the Program address while DQ₆ can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Extended Command

(1) Fast Mode

MBM29LV800TE/BE have Fast Mode function. This mode dispenses with the initial two unlock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. In Fast Mode, do not write any command other than the fast program/fast mode reset command. The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register (Refer to “Embedded Programming Algorithm for Fast Mode” in “■ FLOW CHART”). The V_{CC} active current is required even $\overline{\text{CE}} = V_{\text{IH}}$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD) (Refer to “Embedded Programming Algorithm for Fast Mode” in “■ FLOW CHART”).

Write Operation Status

Hardware Sequence Flags

Status		DQ ₇	DQ ₆	DQ ₅	DQ ₃	DQ ₂	
In Progress	Embedded Program Algorithm	$\overline{\text{DQ}}_7$	Toggle	0	0	1	
	Embedded Erase Algorithm	0	Toggle	0	1	Toggle	
	Erase Suspended Mode	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
		Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
	Erase Suspend Program (Non-Erase Suspended Sector)	$\overline{\text{DQ}}_7$	Toggle ^{*1}	0	0	1 ^{*2}	
Exceeded Time Limits	Embedded Program Algorithm	$\overline{\text{DQ}}_7$	Toggle	1	0	1	
	Embedded Erase Algorithm	0	Toggle	1	1	N/A	
	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	$\overline{\text{DQ}}_7$	Toggle	1	0	N/A

*1 : Performing successive read operations from any address will cause DQ₆ to toggle.

*2 : Reading the byte address being programmed while in the erase-suspend program mode will indicate logic “1” at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.

Notes : • DQ₁ and DQ₀ are reserved pins for future use.
 • DQ₄ is Fujitsu internal use only.

DQ₇

Data Polling

The MBM29LV800TE/BE devices feature $\overline{\text{Data}}$ Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read devices will produce a complement of data last written to DQ₇. Upon completion of the Embedded Program Algorithm, an attempt to read device will produce true data last written to DQ₇. During the Embedded Erase Algorithm, an attempt to read device will produce a “0” at the DQ₇ output. Upon completion of the Embedded Erase Algorithm an attempt to read device will produce a “1” on DQ₇. The flowchart for $\overline{\text{Data}}$ Polling (DQ₇) is shown in “ $\overline{\text{Data}}$ Polling Algorithm” in “■ FLOW CHART”.

For chip erase and sector erase, the $\overline{\text{Data}}$ Polling is valid after the rising edge of the sixth $\overline{\text{WE}}$ pulse in the six write pulse sequence. $\overline{\text{Data}}$ Polling must be performed at sector address of sectors being erased, not protected sectors. Otherwise, the status may be invalid. Once the Embedded Algorithm operation is close to completion, MBM29LV800TE/BE data pins (DQ₇) may change asynchronously while the output enable ($\overline{\text{OE}}$) is asserted low. This means that devices are driving status information on DQ₇ at one instant of time and then that byte’s valid data at the next instant of time. Depending on when the system samples the DQ₇ output, it may read the status or valid data. Even if device has completed the Embedded Algorithm operation and DQ₇ has a valid data, data outputs on DQ₆ to DQ₀ may be still invalid. The valid data on DQ₇ to DQ₀ will be read on the successive read attempts.

The Data Polling feature is active only during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out.

See “ $\overline{\text{Data}}$ Polling during Embedded Algorithm Operation Timing Diagram” in “■ TIMING DIAGRAM” for the Data Polling timing specifications and diagrams.

DQ₆

Toggle Bit I

The MBM29LV800TE/BE also feature the “Toggle Bit I” as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the devices will result in DQ₆ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth \overline{WE} pulses in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulses sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written is protected, the toggle bit will toggle for about 2 μ s and then stop toggling with data unchanged. In erase, devices will erase all selected sectors except for ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 200 μ s and then drop back into read mode, having data unchanged.

Either \overline{CE} or \overline{OE} toggling will cause DQ₆ to toggle. In addition, an Erase Suspend/Resume command will cause DQ₆ to toggle.

See “Taggle Bit I during Embedded Algorithm Operation Timing Diagram” in “■ TIMING DIAGRAM” for the Toggle Bit I timing specifications and diagrams.

DQ₅

Exceeded Timing Limits

DQ₅ will indicate if the program or erase time has exceeded the specified limits (internal pulse count) . Under these conditions, DQ₅ will produce a “1”. This is a failure condition which indicates that the program or erase cycle was not successfully completed. \overline{Data} Polling is the only operating function of devices under this condition. The \overline{CE} circuit will partially power down device under these conditions (to approximately 2 mA) . The \overline{OE} and \overline{WE} pins will control the output disable functions as described in “MBM29LV800TE/BE User Bus Operations ($\overline{BYTE} = V_{IH}$)” and “MBM29LV800TE/BE User Bus Operations ($\overline{BYTE} = V_{IL}$)” in “■ DEVICE BUS OPERATION”.

The DQ₅ failure condition may also appear if a user tries to program a non blank location without pre-erase. In this case, the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never read valid data on DQ₇ bit and DQ₆ never stop toggling. Once devices have exceeded timing limits, the DQ₅ bit will indicate a “1.” Please note that this is not a device failure condition since devices were incorrectly used. If this occurs, reset device with command sequence.

DQ₃

Sector Erase Timer

After completion of the initial sector erase command sequence, sector erase time-out will begin. DQ₃ will remain low until the time-out is completed. \overline{Data} Polling and Toggle Bit are valid after the initial sector erase command sequence.

If \overline{Data} Polling or the Toggle Bit I indicates device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high (“1”) the internally controlled erase cycle has begun : If DQ₃ is low (“0”) , the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent Sector Erase command. If DQ₃ were high on the second status check, the command may not have been accepted.

See “Hardware Sequence Flags”.

DQ₂

Toggle Bit II

This toggle bit II, along with DQ₆, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ₂ to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ₂ to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic “1” at the DQ₂ bit.

DQ₆ is different from DQ₂ in that DQ₆ toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ₇, is summarized as follows :

For example, DQ₂ and DQ₆ can be used together to determine if the erase-suspend-read mode is in progress. (DQ₂ toggles while DQ₆ does not.) See also “Hardware Sequence Flags” and “DQ₂ vs. DQ₆” in “■ TIMING DIAGRAM”.

Furthermore, DQ₂ can also be used to determine which sector is being erased. When device is in the erase mode, DQ₂ toggles if this bit is read from an erasing sector.

Toggle Bit Status

Mode	DQ ₇	DQ ₆	DQ ₂
Program	$\overline{DQ_7}$	Toggle	1
Erase	0	Toggle	Toggle
Erase-Suspend Read (Erase-Suspended Sector) *1	1	1	Toggle
Erase-Suspend Program	$\overline{DQ_7}$	Toggle *1	1 *2

*1 : Performing successive read operations from any address will cause DQ₆ to toggle.

*2 : Reading the byte address being programmed while in the erase-suspend program mode will indicate logic “1” at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.

RY/ \overline{BY}

Ready/Busy

MBM29LV800TE/BE provide a RY/ \overline{BY} open-drain output pin as a way to indicate to the host system that Embedded Algorithms are either in progress or has been completed. If output is low, devices are busy with either a program or erase operation. If output is high, devices are ready to accept any read/write or erase operation. If MBM29LV800TE/BE are placed in an Erase Suspend mode, RY/ \overline{BY} output will be high.

During programming, RY/ \overline{BY} pin is driven low after the rising edge of the fourth \overline{WE} pulse. During an erase operation, RY/ \overline{BY} pin is driven low after the rising edge of the sixth \overline{WE} pulse. RY/ \overline{BY} pin will indicate a busy condition during \overline{RESET} pulse. Refer to “RY/ \overline{BY} Timing Diagram during Program/Erase Operation Timing Diagram” and “ \overline{RESET} , RY/ \overline{BY} Timing Diagram” in “■ TIMING DIAGRAM” for a detailed timing diagram. RY/ \overline{BY} pin is pulled high in standby mode.

Since this is an open-drain output, RY/ \overline{BY} pins can be tied together in parallel with a pull-up resistor to V_{cc}.

Byte/Word Configuration

$\overline{\text{BYTE}}$ pin selects byte (8-bit) mode or word (16-bit) mode for MBM29LV800TE/BE devices. When this pin is driven high, devices operate in word (16-bit) mode. Data is read and programmed at DQ₁₅ to DQ₀. When this pin is driven low, devices operates in byte (8-bit) mode. Under this mode, the DQ₁₅/A₋₁ pin becomes the lowest address bit, and DQ₁₄ to DQ₈ bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ₇ to DQ₀ and DQ₁₅ to DQ₈ bits are ignored. Refer to “Timing Diagram for Word Mode Configuration”, “Timing Diagram for Byte Mode Configuration” and “ $\overline{\text{BYTE}}$ Timing Diagram for Write Operations” in “■ TIMING DIAGRAM” for the timing diagram.

Data Protection

MBM29LV800TE/BE are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up, devices automatically reset internal state machine in Read mode. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

Devices also incorporate several features to prevent inadvertent write cycles resulting from V_{CC} power-up and power-down transitions or system noise.

Low V_{CC} Write Inhibit

To avoid initiation of a write cycle during V_{CC} power-up and power-down, a write cycle is locked out for V_{CC} less than V_{LKO} (Min) . If $V_{CC} < V_{LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition, the device will reset to the read mode. Subsequent writes will be ignored until the V_{CC} level is greater than V_{LKO} . It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V_{CC} is above V_{LKO} (Min) .

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector (s) cannot be used.

Write Pulse “Glitch” Protection

Noise pulses of less than 3 ns (typical) on $\overline{\text{OE}}$, $\overline{\text{CE}}$, or $\overline{\text{WE}}$ will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{\text{OE}} = V_{IL}$, $\overline{\text{CE}} = V_{IH}$, or $\overline{\text{WE}} = V_{IH}$. To initiate a write cycle, $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be a logical zero while $\overline{\text{OE}}$ is a logical one.

Power-Up Write Inhibit

Power-up of the devices with $\overline{\text{WE}} = \overline{\text{CE}} = V_{IL}$ and $\overline{\text{OE}} = V_{IH}$ will not accept commands on the rising edge of $\overline{\text{WE}}$. The internal state machine is automatically reset to the read mode on power-up.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Storage Temperature	T _{stg}	-55	+125	°C
Ambient Temperature with Power Applied	T _A	-40	+85	°C
Voltage with Respect to Ground All pins except A ₉ , \overline{OE} , \overline{RESET} *1, *2	V _{IN} , V _{OUT}	-0.5	V _{CC} + 0.5	V
Power Supply Voltage *1	V _{CC}	-0.5	+5.5	V
A ₉ , \overline{OE} , and \overline{RESET} *1, *3	V _{IN}	-0.5	+13.0	V

*1 : Voltage is defined on the basis of V_{SS} = GND = 0 V.

*2 : Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs or I/O pins may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is V_{CC} + 0.5 V. During voltage transitions, inputs or I/O pins may overshoot to V_{CC} + 2.0 V for periods of up to 20 ns.

*3 : Minimum DC input voltage on A₉, \overline{OE} , and \overline{RESET} pins is -0.5 V. During voltage transitions, A₉, \overline{OE} , and \overline{RESET} pins may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (V_{IN} - V_{CC}) does not exceed +9.0 V. Maximum DC input voltage on A₉, \overline{OE} , and \overline{RESET} pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Part No.	Value			Unit
			Min	Typ	Max	
Ambient Temperature	T _A	MBM29LV800TE/BE 60	-20	—	+70	°C
		MBM29LV800TE/BE 70/90	-40	—	+85	°C
Power Supply Voltage*	V _{CC}	MBM29LV800TE/BE 60	+3.0	—	+3.6	V
		MBM29LV800TE/BE 70/90	+2.7	—	+3.6	V

* : Voltage is defined on the basis of V_{SS} = GND = 0 V.


Note : Operating ranges define those limits between which the functionality of the device is guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.


■ MAXIMUM OVERSHOOT/MAXIMUM UNDERSHOOT



Maximum Undershoot Waveform



Maximum Overshoot Waveform 1



Note : This wave form is applied for A_9 , \overline{OE} , and \overline{RESET} .

Maximum Overshoot Waveform 2

■ DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Value		Unit	
			Min	Max		
Input Leakage Current	I _{LI}	V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CC} Max	-1.0	+1.0	μA	
Output Leakage Current	I _{LO}	V _{OUT} = V _{SS} to V _{CC} , V _{CC} = V _{CC} Max	-1.0	+1.0	μA	
A ₉ , $\overline{\text{OE}}$, $\overline{\text{RESET}}$ Inputs Leakage Current	I _{LIT}	V _{CC} = V _{CC} Max, A ₉ , $\overline{\text{OE}}$, $\overline{\text{RESET}}$ = 12.5 V	—	35	μA	
V _{CC} Active Current *1	I _{CC1}	$\overline{\text{CE}} = V_{IL}$, $\overline{\text{OE}} = V_{IH}$, f = 10 MHz	Byte	—	22	mA
			Word	—	25	
		$\overline{\text{CE}} = V_{IL}$, $\overline{\text{OE}} = V_{IH}$, f = 5 MHz	Byte	—	12	mA
			Word	—	15	
V _{CC} Active Current *2	I _{CC2}	$\overline{\text{CE}} = V_{IL}$, $\overline{\text{OE}} = V_{IH}$	—	35	mA	
V _{CC} Current (Standby)	I _{CC3}	V _{CC} = V _{CC} Max, $\overline{\text{CE}} = V_{CC} \pm 0.3$ V, $\overline{\text{RESET}} = V_{CC} \pm 0.3$ V	—	5	μA	
V _{CC} Current (Standby, Reset)	I _{CC4}	V _{CC} = V _{CC} Max, $\overline{\text{RESET}} = V_{SS} \pm 0.3$ V	—	5	μA	
V _{CC} Current (Automatic Sleep Mode) *3	I _{CC5}	V _{CC} = V _{CC} Max, $\overline{\text{CE}} = V_{SS} \pm 0.3$ V, $\overline{\text{RESET}} = V_{CC} \pm 0.3$ V, V _{IN} = V _{CC} ± 0.3 V or V _{SS} ± 0.3 V	—	5	μA	
Input Low Level	V _{IL}	—	-0.5	0.6	V	
Input High Level	V _{IH}	—	2.0	V _{CC} + 0.3	V	
Voltage for Autoselect and Sector Protection (A ₉ , $\overline{\text{OE}}$, $\overline{\text{RESET}}$) *4	V _{ID}	—	11.5	12.5	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 4.0 mA, V _{CC} = V _{CC} Min	—	0.45	V	
Output High Voltage Level	V _{OH1}	I _{OH} = -2.0 mA, V _{CC} = V _{CC} Min	2.4	—	V	
	V _{OH2}	I _{OH} = -100 μA	V _{CC} - 0.4	—	V	
Low V _{CC} Lock-Out Voltage	V _{LKO}	—	2.3	2.5	V	

*1: I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 10 MHz) .

*2: I_{CC} is active while Embedded Algorithm (program or erase) is in progress.

*3: Automatic sleep mode enables the low power mode when address remains stable for 150 ns.

*4: (V_{ID} - V_{CC}) do not exceed 9 V.

■ AC CHARACTERISTICS

• Read Only Operations Characteristics

Parameter	Symbols		Test Setup	Value*						Unit
	JEDEC	Standard		60		70		90		
				Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{AVAV}	t _{RC}	—	60	—	70	—	90	—	ns
Address to Output Delay	t _{AVQV}	t _{ACC}	$\overline{CE} = V_{IL}$ $\overline{OE} = V_{IL}$	—	60	—	70	—	90	ns
Chip Enable to Output Delay	t _{ELQV}	t _{CE}	$\overline{OE} = V_{IL}$	—	60	—	70	—	90	ns
Output Enable to Output Delay	t _{GLQV}	t _{OE}	—	—	30	—	30	—	35	ns
Chip Enable to Output High-Z	t _{EHQZ}	t _{DF}	—	—	25	—	25	—	30	ns
Output Enable to Output High-Z	t _{GHQZ}	t _{DF}	—	—	25	—	25	—	30	ns
Output Hold Time From Addresses, \overline{CE} or \overline{OE} , Whichever Occurs First	t _{AXQX}	t _{OH}	—	0	—	0	—	0	—	ns
\overline{RESET} Pin Low to Read Mode	—	t _{READY}	—	—	20	—	20	—	20	μs
\overline{CE} to \overline{BYTE} Switching Low or High	—	t _{ELFL} t _{ELFH}	—	—	5	—	5	—	5	ns

* : Test Conditions :

Output Load : 1 TTL gate and 30 pF (MBM29LV800TE60/BE60, MBM29LV800TE70/BE70)
1 TTL gate and 100 pF (MBM29LV800TE90/BE90)


Input rise and fall times : 5 ns

Input pulse levels : 0.0 V or 3.0 V

Timing measurement reference level

Input : 1.5 V

Output : 1.5 V



MBM29LV800TE/BE_{60/70/90}

• Write/Erase/Program Operations

Parameter	Symbol		MBM29LV800TE/BE									Unit	
			60			70			90				
	JEDEC	Standard	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Write Cycle Time	t _{AVAV}	t _{WC}	60	—	—	70	—	—	90	—	—	ns	
Address Setup Time	t _{AVWL}	t _{AS}	0	—	—	0	—	—	0	—	—	ns	
Address Hold Time	t _{WLAX}	t _{AH}	45	—	—	45	—	—	45	—	—	ns	
Data Setup Time	t _{DVWH}	t _{DS}	30	—	—	35	—	—	45	—	—	ns	
Data Hold Time	t _{WHDX}	t _{DH}	0	—	—	0	—	—	0	—	—	ns	
Output Enable Setup Time	—	t _{OES}	0	—	—	0	—	—	0	—	—	ns	
Output Enable Hold Time	Read	—	t _{OEH}	0	—	—	0	—	—	0	—	—	ns
	Toggle and Data Polling			10	—	—	10	—	—	10	—	—	ns
Read Recover Time Before Write	t _{GHWL}	t _{GHWL}	0	—	—	0	—	—	0	—	—	ns	
Read Recover Time Before Write	t _{GHEL}	t _{GHEL}	0	—	—	0	—	—	0	—	—	ns	
$\overline{\text{CE}}$ Setup Time	t _{ELWL}	t _{CS}	0	—	—	0	—	—	0	—	—	ns	
$\overline{\text{WE}}$ Setup Time	t _{WLEL}	t _{WS}	0	—	—	0	—	—	0	—	—	ns	
$\overline{\text{CE}}$ Hold Time	t _{WHEH}	t _{CH}	0	—	—	0	—	—	0	—	—	ns	
$\overline{\text{WE}}$ Hold Time	t _{EHWH}	t _{WH}	0	—	—	0	—	—	0	—	—	ns	
Write Pulse Width	t _{WLWH}	t _{WP}	30	—	—	35	—	—	45	—	—	ns	
$\overline{\text{CE}}$ Pulse Width	t _{ELEH}	t _{CP}	30	—	—	35	—	—	45	—	—	ns	
Write Pulse Width High	t _{WHWL}	t _{WPH}	25	—	—	25	—	—	25	—	—	ns	
$\overline{\text{CE}}$ Pulse Width High	t _{EHEL}	t _{CPH}	25	—	—	25	—	—	25	—	—	ns	
Programming Operation	Byte	t _{WHWH1}	t _{WHWH1}	—	8	—	—	8	—	—	8	—	μs
	Word			—	16	—	—	16	—	—	16	—	
Sector Erase Operation *1	t _{WHWH2}	t _{WHWH2}	—	1	—	—	1	—	—	1	—	s	
V _{CC} Setup Time	—	t _{VCS}	50	—	—	50	—	—	50	—	—	μs	
Rise Time to V _{ID} *2	—	t _{VIDR}	500	—	—	500	—	—	500	—	—	ns	
Voltage Transition Time *2	—	t _{VLHT}	4	—	—	4	—	—	4	—	—	μs	
Write Pulse Width *2	—	t _{WPP}	100	—	—	100	—	—	100	—	—	μs	
$\overline{\text{OE}}$ Setup Time to $\overline{\text{WE}}$ Active *2	—	t _{OESP}	4	—	—	4	—	—	4	—	—	μs	
$\overline{\text{CE}}$ Setup Time to $\overline{\text{WE}}$ Active *2	—	t _{CS}	4	—	—	4	—	—	4	—	—	μs	
Recover Time From RY/ $\overline{\text{BY}}$	—	t _{RB}	0	—	—	0	—	—	0	—	—	ns	
$\overline{\text{RESET}}$ Pulse Width	—	t _{RP}	500	—	—	500	—	—	500	—	—	ns	
$\overline{\text{RESET}}$ High Level Period Before Read	—	t _{RH}	200	—	—	200	—	—	200	—	—	ns	
$\overline{\text{BYTE}}$ Switching Low to Output High-Z	—	t _{FLQZ}	—	—	25	—	—	25	—	—	30	ns	

(Continued)

MBM29LV800TE/BE_{60/70/90}

(Continued)

Parameter	Symbol		MBM29LV800TE/BE									Unit
			60			70			90			
	JEDEC	Standard	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$\overline{\text{BYTE}}$ Switching High to Output Active	—	t _{FHQV}	—	—	60	—	—	70	—	—	90	ns
Program/Erase Valid to RY/ $\overline{\text{BY}}$ Delay	—	t _{BUSY}	—	—	90	—	—	90	—	—	90	ns
Delay Time from Embedded Output Enable	—	t _{EOE}	—	—	60	—	—	70	—	—	90	ns
Erase Time-out Time	—	t _{TOW}	50			50	—	—	50	—	—	μs
Erase Suspend Transition Time	—	t _{SPD}			20	—	—	20	—	—	20	μs

*1: Does not include the preprogramming time.

*2: For Sector Protection operation.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments
	Min	Typ	Max		
Sector Erase Time	—	1	10	s	Excludes programming time prior to erasure
Byte Programming Time	—	8	300	μs	Excludes system-level overhead
Word Programming Time	—	16	360		
Chip Programming Time	—	8.4	25	s	Excludes system-level overhead
Erase/Program Cycle	100,000	—	—	cycle	—






■ TSOP (1) , FBGA, CSOP PIN CAPACITANCE


Parameter	Symbol	Test Setup	Typ	Max	Unit
Input Capacitance	C _{IN}	V _{IN} = 0	7.5	9.5	pF
Output Capacitance	C _{OUT}	V _{OUT} = 0	8.0	10.0	pF
Control Pin Capacitance	C _{IN2}	V _{IN} = 0	10.0	13.0	pF


- Notes :
- Test conditions T_A = +25 °C, f = 1.0 MHz
 - DQ₁₅/A-1 pin capacitance is stipulated by output capacitance.

■ TIMING DIAGRAM


• Key to Switching Waveforms

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Change from H to L
	May Change from L to H	Will Change from L to H
	"H" or "L": Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High-Impedance "Off" State






Hardware Reset/Read Operation Timing Diagram




- Notes :
- PA is the address of the memory location to be programmed.
 - PD is the data to be programmed at word address.
 - \overline{DQ}_7 is the output of the complement of the data written to the device.
 - D_{OUT} is the output of the data written to the device.
 - Figure indicates the last two bus cycles out of four bus cycles sequence.
 - These waveforms are for the × 16 mode (the addresses differ from × 8 mode).

Alternate \overline{WE} Controlled Program Operation Timing Diagram



- Notes :
- PA is the address of the memory location to be programmed.
 - PD is the data to be programmed at word address.
 - $\overline{DQ7}$ is the output of the complement of the data written to the device.
 - D_{OUT} is the output of the data written to the device.
 - Figure indicates the last two bus cycles out of four bus cycles sequence.
 - These waveforms are for the $\times 16$ mode (the addresses differ from $\times 8$ mode) .


Alternate \overline{CE} Controlled Program Operation Timing Diagram



* : SA is the sector address for Sector Erase. Addresses = $555h$ (Word) for Chip Erase.


Note : These waveforms are for the $\times 16$ mode (the addresses differ from $\times 8$ mode) .

Chip/Sector Erase Operation Timing Diagram




* : $DQ_7 = \text{Valid Data}$ (The device has completed the Embedded operation) .

Data Polling during Embedded Algorithm Operation Timing Diagram




* : DQ_6 = Stops toggling. (The device has completed the Embedded operation.)

Toggle Bit I during Embedded Algorithm Operation Timing Diagram




* : DQ_2 is read from the erase-suspended sector.


DQ_2 vs. DQ_6




$\overline{RY}/\overline{BY}$ Timing Diagram during Program/Erase Operation Timing Diagram




\overline{RESET} , $\overline{RY}/\overline{BY}$ Timing Diagram




Timing Diagram for Word Mode Configuration



Timing Diagram for Byte Mode Configuration





\overline{BYTE} Timing Diagram for Write Operations



SPAX : Sector Address to be protected.
 SPAY : Next Sector Address to be protected.
 Note : A-1 is V_{IL} on byte mode.

Sector Protection Timing Diagram






SPAX : Sector Address to be protected
 SPAY : Next Sector Address to be protected
 TIME-OUT : Time-Out window = 150 μ s (Min)


Extended Sector Protection Timing Diagram

■ FLOW CHART

EMBEDDED ALGORITHM




Program Command Sequence (Address/Command):




- Notes :
- The sequence is applied for × 16 mode.
 - The addresses differ from × 8 mode.

Embedded Program™ Algorithm


EMBEDDED ALGORITHM



Chip Erase Command Sequence
(Address/Command):




Individual Sector/Multiple Sector
Erase Command Sequence
(Address/Command):



- Notes :
- The sequence is applied for × 16 mode.
 - The addresses differ from × 8 mode.


Embedded Erase™ Algorithm



VA = Address for programming
 = Any of the sector addresses within the sector being erased during sector erase or multiple erases operation.
 = Any of the sector addresses within the sector not being protected during sector erase or multiple sector erases operation.

* : DQ₇ is rechecked even if DQ₅ = "1" because DQ₇ may change simultaneously with DQ₅.


Data Polling Algorithm



*1 : Read toggle bit twice to determine whether it is toggling.


*2 : Recheck toggle bit because it may stop toggling as DQ₅ changes to "1".

Toggle Bit Algorithm



* : A-1 is V_{IL} on byte mode.


Sector Protection Algorithm



*1 : All protected sectors are unprotected.


*2 : All previously protected sectors are protected once again.

Temporary Sector Unprotection Algorithm



Extended Sector Protection Algorithm

FAST MODE ALGORITHM




- Notes :
- The sequence is applied for × 16 mode.
 - The addresses differ from × 8 mode.

Embedded Programming Algorithm for Fast Mode

■ ORDERING INFORMATION

Part No.	Package	Access Time (ns)	Remarks
MBM29LV800TE60TN	48-pin plastic TSOP (1) (FPT-48P-M19) (Normal Bend)	60	Top Sector
MBM29LV800TE70TN		70	
MBM29LV800TE90TN		90	
MBM29LV800TE60PCV	48-pin plastic CSOP (LCC-48P-M03)	60	
MBM29LV800TE70PCV		70	
MBM29LV800TE90PCV		90	
MBM29LV800TE60PBT	48-ball plastic FBGA (BGA-48P-M20)	60	
MBM29LV800TE70PBT		70	
MBM29LV800TE90PBT		90	
MBM29LV800BE60TN	48-pin plastic TSOP (1) (FPT-48P-M19) (Normal Bend)	60	Bottom Sector
MBM29LV800BE70TN		70	
MBM29LV800BE90TN		90	
MBM29LV800BE60PCV	48-pin plastic CSOP (LCC-48P-M03)	60	
MBM29LV800BE70PCV		70	
MBM29LV800BE90PCV		90	
MBM29LV800BE60PBT	48-ball plastic FBGA (BGA-48P-M20)	60	
MBM29LV800BE70PBT		70	
MBM29LV800BE90PBT		90	

MBM29LV800 T E 60 PCV



MBM29LV800TE/BE_{60/70/90}

PACKAGE DIMENSIONS

48-pin plastic TSOP (1)
(FPT-48P-M19)




Note 1) * : Values do not include resin protrusion.

Resin protrusion and gate protrusion are +0.15 (.006) Max (each side) .

Note 2) Pins width and pins thickness include plating thickness.

Note 3) Pins width do not include tie bar cutting remainder.

LEAD No.



© 2003 FUJITSU LIMITED F48029S-c-6-7

Dimensions in mm (inches) .

Note : The values in parentheses are reference values.

(Continued)


48-pin plastic CSOP
(LCC-48P-M03)

Note 1) *1 : Resin protrusion. (Each side : +0.15 (.006) Max) .

Note 2) *2 : These dimensions do not include resin protrusion.

Note 3) Pins width includes plating thickness.

Note 4) Pins width do not include tie bar cutting remainder.



© 2003 FUJITSU LIMITED C48056S-c-2-2

Dimensions in mm (inches) .


Note : The values in parentheses are reference values.

(Continued)

MBM29LV800TE/BE_{60/70/90}

(Continued)

48-ball plastic FBGA
(BGA-48P-M20)



© 2003 FUJITSU LIMITED B48020S-c-2-2

Dimensions in mm (inches) .

Note : The values in parentheses are reference values.

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0405

© FUJITSU LIMITED Printed in Japan